搜索资源列表
tut_signaltapII_verilogDE2
- Altera公司原版设计手册,关于signaltap ii。-This tutorial explains how to use the SignalTap II feature within Altera’s Quartus R II software. The Signal- Tap II Embedded Logic Analyzer is a system-level debugging tool that captures and displays signals in
Quartus_II_sch_dev
- Quartus Ⅱ原理图输入法深入,难得的讲述Q II的原理图设计输入方法的文档!-Quartus Ⅱ schematic input depth, rare about Q II schematic design entry method of the document!
110819_1
- 基于sopc的lcd时钟,开发工具为nios ii和quartus ii9.0-Based on sopc the lcd clock, development tools for the nios ii and quartus ii9.0
ASS2_bench
- Verilog HDL for IRDA transmitter by DE2 board using Altera Cyclone II Quartus-Verilog HDL for IRDA transmitter by DE2 board using Altera Cyclone II QuartusII
ug_ram_rom
- This user guide describes the Altera megafunction IP cores that implement the following memory modes: ■ RAM:1-Port—Single-port RAM ■ RAM:2-Port—Dual-port RAM ■ ROM:1-Port—Single-port ROM ■ ROM:2-Port—Dual-port ROM Altera provides two IP c
kb
- 基于niosII系统的PS2键盘测试程序,测试PS2键盘与niosII内核的通信是否成功。该程序在Quartus自带的eclipes下编译运行。-Based nios II system PS2 keyboard test procedures, test PS2 keyboard and niosII kernel communication is successful. Compile and run under Quartus comes eclipes.
intro_to_quartus2_chinese
- ALTER公司的官方版Quartus® II 简介,包括基本的设计流程,布线等 -ALTER s official version of the Quartus® II profile, including the basic design process, wiring and so on